

## 82S140 (O.C.)/82S141 (T.S.)

## FEATURES

Both 82S140 and 82S141 devices are available in the commercial and military temperature ranges. For the commercial temperature range (0°C to +75°C) specify N82S140/141, F or N and for the military temperature range (–55°C to +125°C) specify S82S140/141, F, or R.

- Address access time:  
N82S140/141: 80ns max  
S82S140/141: 90ns max
- Power dissipation: 17mW/bit typ
- Input loading:  
N82S140/141:  $-100\mu\text{A}$  max  
S82S140/141:  $-150\mu\text{A}$  max
- On-chip address decoding
- Output options:  
82S140: Open collector  
82S141: Tri-state
- No separate fusing pins
- Unprogrammed outputs are low level
- Fully TTL compatible

- Prototyping/volume production
- Sequential controllers
- Microprogramming
- Hardwired algorithms
- Control store
- Random logic
- Code conversion

**F<sub>1</sub>,N,R PACKAGE\***

A <sub>7</sub>	1	24	V <sub>CC</sub>
A <sub>6</sub>	2	23	A <sub>8</sub>
A <sub>5</sub>	3	22	NC
A <sub>4</sub>	4	21	$\overline{\text{CE}}_1$
A <sub>3</sub>	5	20	$\overline{\text{CE}}_2$
A <sub>2</sub>	6	19	CE <sub>3</sub>
A <sub>1</sub>	7	18	CE <sub>4</sub>
A <sub>0</sub>	8	17	O <sub>4</sub>
O <sub>1</sub>	9	16	O <sub>1</sub>
O <sub>2</sub>	10	15	O <sub>6</sub>
O <sub>3</sub>	11	14	O <sub>5</sub>
GND	12	13	O <sub>2</sub>

\*F = Cerdip  
N = Plastic  
R = Flat Pak

**TOP VIEW**

The diagram illustrates the internal architecture of the 64x64 matrix system. It consists of the following components and connections:

- ADDRESS LINES:**  $A_3$  and  $A_4$  are connected to a **1:64 DECODER**.
- 64x64 MATRIX:** Receives input from the 1:64 DECODER and outputs to eight **1:8 MUX** blocks.
- 1:8 MUX:** Eight multiplexers, each receiving four address lines ( $A_2, A_1, A_0$  and an unlabeled line) and outputting to the **8 TRI STATE DRIVERS**.
- 8 TRI STATE DRIVERS:** Receives control signals from  $CE, CE_1, CE_2, CE_3$  and outputs to the **OUTPUT LINES** ( $O_1$  through  $O_8$ ).

PARAMETER		RATING	UNIT
V <sub>CC</sub>	Supply voltage	+ 7	Vdc
V <sub>IN</sub>	Input voltage	+ 5.5	Vdc
	Output voltage		Vdc
V <sub>OH</sub>	High (82S140)	+ 5.5	
V <sub>O</sub>	Off-state (82S141)	+ 5.5	
T <sub>A</sub>	Temperature range Operating		°C
	N82S140/141	0 to + 75	
	S82S140/141	− 55 to + 125	
T <sub>STG</sub>	Storage	− 65 to + 150	

## 4096-BIT BIPOLAR PROM (512 × 8)

## 82S140 (O.C.)/82S141 (T.S.)

## DC ELECTRICAL CHARACTERISTICS

N82S140/141:  $0^{\circ}\text{C} \leq T_A \leq 75^{\circ}\text{C}$ ,  $4.75\text{V} \leq V_{CC} \leq 5.25\text{V}$   
 S82S140/141:  $-55^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$ ,  $4.5\text{V} \leq V_{CC} \leq 5.5\text{V}$

PARAMETER	TEST CONDITIONS <sup>1, 2</sup>	N82S140/141			S82S140/141			UNIT
		Min	Typ <sup>5</sup>	Max	Min	Typ <sup>2</sup>	Max	
$V_{IL}$ $V_{IH}$ $V_{IC}$ Input voltage Low High Clamp	$I_{IN} = -18\text{mA}$	2.0	-0.8	.85 -1.2	2.0	-0.8	.80 -1.2	V
$V_{OL}$ $V_{OH}$ Output voltage Low High (82S141)	$I_{OUT} = 9.6\text{mA}$ $\overline{CE}_1 = \text{Low}, I_{OUT} = -2\text{mA}, \overline{CE}_2 = \text{Low},$ $\overline{CE}_3 = \text{High}, \overline{CE}_4 = \text{High}, \text{High stored}$	2.4		0.45	2.4		0.5	V
$I_{IL}$ $I_{IH}$ Input current Low High	$V_{IN} = 0.45\text{V}$ $V_{IN} = 5.5\text{V}$			-100 40			-150 50	$\mu\text{A}$
$I_{OLK}$ Output current Leakage (82S140)	$\overline{CE}_1 = \text{High}, V_{OUT} = 5.5\text{V}, \overline{CE}_2 = \text{High},$ $\overline{CE}_3 = \text{Low}, \overline{CE}_4 = \text{Low}$			40			60	$\mu\text{A}$
$I_{Q(OFF)}$ Hi-Z state (82S141)	$\overline{CE}_1 = \text{High}, V_{OUT} = 0.5\text{V}, \overline{CE}_2 = \text{High},$ $\overline{CE}_3 = \text{Low}, \overline{CE}_4 = \text{Low}$			-40			-60	$\mu\text{A}$
	$\overline{CE}_1 = \text{High}, V_{OUT} = 5.5\text{V}, \overline{CE}_2 = \text{High},$ $\overline{CE}_3 = \text{Low}, \overline{CE}_4 = \text{Low}$			40			60	
$I_{OS}$ Short circuit (82S141) <sup>3</sup>	$V_{OUT} = 0\text{V}$	-20		-70	-15		-85	mA
$I_{CC}$ $V_{CC}$ supply current			140	175		140	185	mA
$C_{IN}$ $C_{OUT}$ Capacitance Input Output	$V_{CC} = 5.0\text{V}$ $V_{IN} = 2.0\text{V}$ $V_{OUT} = 2.0\text{V}$		5 8			5 8		pF

## AC ELECTRICAL CHARACTERISTICS

$R_1 = 470\Omega$ ,  $R_2 = 1\text{k}\Omega$ ,  $C_L = 30\text{pF}$

N82S141:  $0^{\circ}\text{C} \leq T_A \leq +75^{\circ}\text{C}$ ,  $4.75\text{V} \leq V_{CC} \leq 5.25\text{V}$

S82S141:  $-55^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$ ,  $4.5\text{V} \leq V_{CC} \leq 5.5\text{V}$


PARAMETER	TO	FROM	N82S141			S82S141			UNIT
			Min	Typ <sup>5</sup>	Max	Min	Typ	Max	
$T_{AA}$ <sup>4</sup> $T_{CE}$	Output Output	Address Chip enable	40 20		60 40	40 20	90 50		ns
$T_{CD}$	Output	Chip disable	20		40	20	50		ns

## NOTES

1. Positive current is defined as into the terminal referenced.
2. All voltages with respect to network ground.
3. Duration of short circuit should not exceed 1 second.

4. Tested at an address cycle time of  $1\mu\text{sec}$ .
5. Typical values are at  $V_{CC} = 5\text{V}$ ,  $T_A = 25^{\circ}\text{C}$ .

## TEST LOAD CIRCUIT



## VOLTAGE WAVEFORM

